

Advanced Analog Integrated Circuits


Precision Techniques

Bernhard E. Boser

University of California, Berkeley


boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



Topics

- Offset
- Drift
- 1/f Noise
- Mismatch



Motivation

1) CMOS diff pair
1... 50mV offset


BJT / JFET 10x better 100mV

2) ADC 1V full scale, 16bits


$$\Rightarrow \text{LSB} = \frac{1\text{V}}{2^{16}} = 15\mu\text{V}$$

3) E.g. Threshold voltage $V_t = \frac{kT}{q}$

$$\frac{\Delta V}{\Delta T} = 86\mu\text{V}/^\circ\text{C}$$



Sources of Inaccuracies in ICs

- Systematic
 - Circuit topology (D/SE)
 - Layout (dir of current flow, proximity)
 - Stress (package, metal)
 - Volt drop (mirrors)
- Random
 - Comp edge 
 - Drift (τ , mismatch, Δ ing CMRR, PSRR)
 - $1/f$ (flicker) noise

Advanced Analog Integrated Circuits


1/f Noise

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




1/f Noise Spectrum




1/f Noise

- Other names: flicker noise, pink noise
- Caused by traps near Si/SiO₂ interface
 - Randomly capture and release carriers
 - Less significant in BJT, JFET, bulk current flow (PMOS)
- Empirical models:
 - D. Xie et al., “SPICE Models for Flicker Noise in n-MOSFETs from Subthreshold to Strong Inversion,” IEEE Trans. CAD, Nov 200, pp. 1293-1303.
 - $\overline{i_{1/f}^2} = \frac{K_f I_d}{C_{ox} L^2} \frac{\Delta f}{f}$
- K_f is technology dependent, numbers for EE 240B:

	180nm Process	65nm Process
NMOS	$4 \cdot 10^{-29} \text{A} \cdot \text{F}$	$6 \cdot 10^{-29} \text{A} \cdot \text{F}$
PMOS	$2 \cdot 10^{-29} \text{A} \cdot \text{F}$	$3 \cdot 10^{-29} \text{A} \cdot \text{F}$



1/f Noise Corner Frequency



1/f Noise Corner Frequency

$$\frac{K_f \cdot I_D}{C_{ox} L^2} \cdot \frac{\Delta f}{f_{co}} = 4kT \gamma \cdot g_m \cdot \Delta f$$

$\underbrace{\hspace{15em}}_{1/f}$


$\underbrace{\hspace{15em}}_{th}$

$$\therefore f_{co} = \frac{K_f}{8kT \gamma \cdot C_{ox}} \cdot \frac{V_{eff}}{L^2}$$

$L_{min}, V_{eff} = 150 \text{ mV}$

$180 \text{ nm} \rightarrow 0.7 \text{ MHz}$

$65 \text{ nm} = 5.5 \text{ MHz}$



“Total” 1/f Noise

$$\overline{i_{1/f}^2} = \int_{f_1}^{f_2} \frac{K_f I_d}{C_{ox} L^2} \cdot \frac{df}{f} = \frac{K_f I_d}{C_{ox} L^2} \cdot 2.3 \log \frac{f_2}{f_1}$$

* 1 ... 10 Hz

vs

1 GHz ... 10 GHz

* $f_c = \emptyset$


$$\frac{f_1 = 1/\text{year}}{f_1 = 1\text{ Hz}}$$

= 1.34

→ 34% incr.

1/age of universe

+ 64%




Total 1/f versus Thermal Noise

$$\overline{i_{nt}^2} = 4qI_f g_m \left(\underbrace{f_2}_{th} + \underbrace{2.3 \cdot f_{co} \cdot \log \frac{f_2}{f_1}}_{1/f} \right)$$



f_2 for which $S_{th} = S_{1/f}$?

$$f_2 = 2.3 \cdot f_{co} \cdot \log \frac{f_2}{f_1} \approx 23 f_{co}$$

≈ 10




MOS Model with Channel Noise Generator



Other MOSFET Noise Sources

- Gate Noise
 - gate leakage
 - gate resistance
 -
- Bulk noise
- Source barrier noise
- J. Jeon et al, VLSI Symp. 2009, pp. 48-49




Advanced Analog Integrated Circuits

Shot Noise (Aside ...)


Bernhard E. Boser
University of California, Berkeley
boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Shot Noise in PN Junction


- DC current flow
- Diode
- PSD \rightarrow white
- Model





\Rightarrow




$$\begin{aligned}
 & \overline{i_{nD}^2} \\
 & = 2q I_D \Delta f \\
 & = 2kT \frac{1}{r_d} \cdot \Delta f
 \end{aligned}$$




Shot Noise in BJTs



BJT Small Signal Noise Model



$$\overline{N_b^2} = 4kT r_b \Delta f$$



Advanced Analog Integrated Circuits


Offset

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Modeling Offset



Typical $v_{os} \approx 100\mu V$ - 10mV


BUT: better

ΔT_{os} !



Sources of Error and Mitigation

- Constant
 - trim :
 - Laser trimming
 - DAC + memory
 - ↑ Flash
 - ↑ OTP
- Variable
 - $1/f$ - noise
 - Drift (temp., stress)
 - \Rightarrow DDC \rightarrow ϵ μ V
 - \rightarrow CMRR, PSRR \uparrow



Dynamic Offset Cancellation (DOC)

2 Ideas

a) Measure & subtract

→ Auto-zeroing


→ CDS correlated double sampling

b) modulate signal out of band

→ Choppers

Refs: [1] K. Makinwa, "Dynamic offset cancellation techniques in CMOS," ISSCC Tutorial, Feb. 2007 (available from SSCS website).

[2] C.C. Enz and G.C. Temes, "Circuit techniques for reducing the effects of opamp imperfections: autozeroing, correlated double sampling and chopper stabilization," Proc. IEEE, Nov. 1996, pp. 1584 -1614.



DOC Techniques Comparison

AZ, CDS


- Discrete time
- Thermal noise folding, $\Rightarrow kT/C$
- Sample subtract (2-phases)

↑ MDG

Chopping

- Coupl. time
- No noise folding
- Modulate offset out of band
→ filter

↑




DOC versus Trimming

DOC +

- Reduces const. + dyn. errors ($1/e$)
- Good stab over temp., supply
- No added testing costs

DOC -

- Possible BW reduction (incr. power)
- Incr. complexity
- Aliasing and/or intermod.



Advanced Analog Integrated Circuits


Auto Zeroing

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




Auto-Zeroing Principle



Auto-Zero Phase Φ_1 (DC Analysis)



Amplification Phase Φ_2 (DC Analysis)



Advanced Analog Integrated Circuits


Auto Zeroing Noise Analysis

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser



What Happens to Noise?





Noise Transfer Function


$$V_{o, n/f}(s) = A_0 \cdot \sqrt{V_{i/f}^2} \left(1 - e^{-sT/2} \right)$$

$$V_{o, n/f}(f) = A_0 \sqrt{\quad} \cdot \text{sinc} \left(2\pi f \frac{T}{2} \right)$$


$$\approx A_0 \sqrt{\quad} \cdot 2\pi f \cdot T$$



Noise Transfer Function



Noise Spectrum at Output



Advanced Analog Integrated Circuits


Auto Zeroing Charge Injection

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Mitigating Charge Injection Error





+ Switch charge injection, reduced by $1/A_0$


- railing




Reducing Charge Injection Error (1)




Reducing Charge Injection Error (2)



$$V_{off, res} = \frac{V_{os1}}{g_{m2} \cdot R_0} + \frac{V_{os2}}{g_{m1} \cdot R_0} + \frac{\Delta V_{in}}{g_{m1}/g_{m2}}$$






Multistage Offset Cancellation




Comparator Example

- Mehr & Dalton, JSSC 7/1999



Comparator Example: Circuit Details



Auto-Zeroing Residual Offset


Residual Errors:

- Switch charge injection
- Leakage CAZ
- Finite amp gain

Residual V_{OS}
1 ~ 10 μV

Solutions:

- Diff chts
- Bottom plate sample μ b's
- small switches
- Large CAZ
- High gain amps



Advanced Analog Integrated Circuits


Chopper Stabilization

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu



Copyright © 2016 by Bernhard Boser




Chopping Idea




Chopping Concept




Square Wave Modulator




Time Domain



Frequency Domain



Frequency Domain



Advanced Analog Integrated Circuits


Chopper Noise

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser





Residual In-Band Noise




Residual In-Band Noise




Example




[Enz 1996]



Two-Stage Chopper Amplifier



Folded Cascode with Chopper



Advanced Analog Integrated Circuits


Chopper Nonidealities

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




Finite Amplifier Bandwidth



Clock Feedthrough



Summary of Chopper Design Considerations



Advanced Analog Integrated Circuits


Advanced Chopping Techniques

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu



Copyright © 2016 by Bernhard Boser




Objectives



Nested Chopping



[Bakker 2000]



Spike Dead-Banding






Figure 23.3.1: (a) Charge injection in conventional chopper amp. (b) Chopper amplifier with guard time.

[Menolfi 2001]




Spike Bandpass Filter




[Menolfi 1999]


Ripple Reduction with AC Coupling




Ripple Reduction with SC Filter



[Bakker 1997]



Ripple Reduction with Digital Filter



Advanced Analog Integrated Circuits


Chopper Amplifier Performance

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser



Offset Compensated OpAmps




Implementation Example




Chopper-stabilized op amps build on the classical chopper amplifier concept that was first used in vacuum tubes. Those basic choppers modulated the input signal with a square wave and demodulated the output. Thus, any low-frequency errors introduced by the amplifier were shifted outside the band of interest and filtered out by subsequent stages. In a chopper-stabilized amplifier, there is a wideband path ($A1$), paralleled by a high-accuracy low-frequency path ($A2$) that provides high gain and classic chopping. The outputs of $A1$ and $A2$ are subtracted, with the output fed back to the inverting input of $A2$ and to a switch on the non-inverting input of $A1$ that alternates at the chopping frequency between the feedback signal and the input signal. A low-pass filter between the output of $A2$ and the summing node circuit removes the high-frequency chopping noise. The clever bit is that connecting the inputs together allows the chopping to remove the low-frequency errors from both paths.

<http://electronicdesign.com/analog/chopper-stabilized-op-amps>



Chopping Summary



Advanced Analog Integrated Circuits


Dynamic Element Matching

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser





Application: Precision DAC

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-11, NO. 6, DECEMBER 1976


795

Dynamic Element Matching for High-Accuracy Monolithic D/A Converters


RUDY J. VAN DE PLASSCHE




(a)



DEM Concept



DAC Application Example



Advanced Analog Integrated Circuits


Temperature Sensor Example

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser





CMOS Temperature Sensor



[Pertijs 2005]


Bandgap Temperature Sensing




$$V_{BE}(T) = \frac{kT}{q} \ln \left(\frac{I_{bias}(T)}{I_S(T)} \right)$$

$$\Delta V_{BE}(T) = \frac{kT}{q} \ln(p)$$

Sensor Principle





A/D Conversion: $\Sigma\Delta$ Modulator





$$(1 - \mu) \cdot \alpha \cdot \Delta V_{BE} = \mu \cdot V_{BE}$$

$$\mu = \frac{\alpha \cdot \Delta V_{BE}}{V_{BE} + \alpha \cdot \Delta V_{BE}} = \frac{\alpha \cdot \Delta V_{BE}}{V_{REF}}$$


Temperature Sensor Block Diagram





(1) Accurate 1:p Ratio with DEM




Sigma-Delta Modulator



Sigma-Delta Circuit Implementation



Evaluation



Technology	0.7 μ m 2M-1P analog CMOS
Chip size	4.5mm ²
Supply voltage	2.5V – 5.5V
Temperature range	–55°C – 125°C
Resolution	0.01°C at 10 conversions/s 0.002°C at 1 conversion/s
Supply current	75 μ A when operated continuously
Power-supply sensitivity	0.03°C/V from 2.5V to 5.5V
Inaccuracy (3σ)	$\pm 0.03^\circ\text{C}$ at 30°C $\pm 0.1^\circ\text{C}$ from –55°C to 125°C

- Other techniques used to get target performance:
 - β insensitive I_{Bias} generation
 - V_{BE} curvature correction
 - Nonlinear decimation filter
 - V_{BE} averaging between Q_L and Q_R

